Abstract-Inverted stagger hexagonal hydrogenated amorphous silicon thin-film transistors (a-Si:H HEX-TFTs) were fabricated with a five-photomask process used in the processing of the active-matrix liquid crystal displays. We show that the output current of a-Si:H HEX-TFTs connected in parallel increases linearly with their number within a given pixel circuit. Current-voltage measurements indicate that a high ON-OFF current ratio and a low subthreshold slope can be maintained for multiple HEX-TFTs connected in parallel, whereas the field-effect mobility and threshold voltage remain identical to a single a-Si:H HEX-TFT. Due to a unique device geometry, an enhanced electrical stability and a larger pixel aperture ratio can be achieved in the multiple a-Si:H HEX-TFT in comparison to a standard single a-Si:H TFT having the same channel width. These HEX-TFT electrical characteristics are very desirable for active-matrix organic light-emitting displays.
stability by eliminating the sharp corner present in classical devices. However, due to the area limits in pixel electrodes and its unique electrode shape, the channel width of the Corbino a-Si:H TFT as a single transistor cannot be enlarged enough to achieve a high current, which is required for high-resolution flat-panel displays or in-plane gate drivers.
In this paper, to address the aforementioned issues, we are proposing for the first time parallel-connected hexagonal a-Si:H TFTs (a-Si:H HEX-TFTs) for a given pixel circuit to achieve a high stable output current over time. We choose the hexagonal shape for the multiple a-Si:H TFT structure since it represents an optimum shape to minimize the areal occupation when TFTs are integrated together in parallel in a given circuit. At the same time, we also expect that the multiple a-Si:H HEX-TFT structure can achieve a higher output drain current with better electrical stability in comparison to other single a-Si:H TFT structures. First, we report on the electrical characteristics of the single and multiple a-Si:H HEX-TFTs. More specifically, we describe the effects of the parallel connection of single HEX-TFTs on the overall device performance. We also discuss the impact of the number of HEX-TFTs on the extracted key device electrical parameters such as the subthreshold slope (SS), field-effect mobility, and threshold voltage, which are important for active-matrix liquid crystal displays (AM-LCDs) and AM-OLEDs. Then, we compare electrical properties of the multiple HEX-TFT connected in parallel with the standard single a-Si:H TFT having different equivalent channel widths. Finally, we present electrical stabilities and pixel aperture ratio of the multiple HEX-TFT in a given pixel area in comparison to the single standard a-Si:H TFT. To our best knowledge, this paper represents the first investigation of the electrical characteristics of single and multiple a-Si:H HEX-TFTs and their proposed application to flat-panel displays. We consider this paper as an introduction to a new advanced a-Si:H TFT technology for future flat-panel displays.
II. MULTIPLE a-Si:H HEX-TFT STRUCTURE AND FABRICATION
In this paper, a series of a-Si:H TFTs connected in parallel, with a gate length of 5 µm, consisting of octuple HEX-TFTs (HEX-8), quadruple HEX-TFTs (HEX-4), double HEX-TFTs (HEX-2), and a single HEX-TFT (HEX-1), was fabricated, as listed in Table I . All HEX-TFT structures were constructed of identical single a-Si:H HEX-TFTs as a base unit, and all gate, drain, and source electrodes of the a-Si:H HEX-TFTs are connected in parallel, respectively (Fig. 1) a-Si:H HEX-TFT consists of an inner hexagonal electrode (outer side length R 1 = 44 µm) and an outer ring-shaped hexagonal electrode (inner side length R 2 = 50 µm) (Fig. 2) . The bottom-gate electrode is large enough to cover the entire area of the device outer and inner electrodes. Fig. 2(b) presents the cross section of a single a-Si:H HEX-TFT structure. All multiple a-Si:H HEX-TFTs were fabricated using the normal AM-LCD five-photomask process steps [7] . More specifically, on the Corning EAGLE2000 glass substrate, a bilayer of aluminum-neodymium compound (AlNd, 2000 Å) and molybdenum (Mo, 500 Å) was deposited by a sputtering method. The Mo/AlNd gate electrode was then patterned by wet etching (mask 1). After gate electrode definition, a hydrogenated amorphous silicon nitride (a-SiN X :H, 4000 Å)/ • C to form a gate insulator and an active channel layer, respectively. After defining the device active island by reactive ion etching (RIE) (mask 2), a chromium (Cr, 1200 Å) layer was deposited by sputtering, and S/D electrodes were patterned by wet etching (mask 3). Using S/D metal and photoresist as masks, back-channel etching by RIE was performed. Then, we deposited a-SiN X :H (3000 Å) as a passivation layer by PECVD at 300
• C. To make a contact for the pixel electrode indium tin oxide (ITO), a via was formed through the passivation (phosphorus-doped vapor-deposited oxide) layer by RIE (mask 4). After contact via definition, ITO (500 Å) was deposited by a sputtering method at room temperature, and then, pixel electrodes were patterned by wet etching (mask 5). As a final step, the device thermal annealing was performed for an hour at 235
• C; this step is needed to improve the optical and electrical properties of ITO. It should be noted that all fabricated HEX-TFTs were not considered for minimizing the area occupation in the pixel circuit, and this issue will be discussed later in Section III-B.
III. EXPERIMENTAL RESULTS AND DISCUSSIONS

A. Electrical Characteristics of Multiple a-Si:H HEX-TFTs
To characterize the electronic properties of multiple HEX-TFTs connected in parallel, we first measured the output characteristics for different configurations (Fig. 3) . We have shown in the previous study that the Corbino a-Si:H TFT [6] with asymmetric electrode geometry could have different electrical properties depending on the drain bias condition. In this paper, we fixed the drain bias condition to achieve the highest output drain current level by applying the drain bias on the inner hexagonal electrode and the source (ground) on the outer ring-shaped hexagonal electrode (Fig. 3) . We swept the drain bias from 0 to 20 V for various gate voltages (0, 10, 20, and 30 V), and the output current of multiple a-Si:H HEX-TFTs increases linearly with the increasing number of a-Si:H HEX-TFT units in parallel, following (1) . To check the linearity of the total output current with the number of HEX-TFTs, we calculated the total output current value for different multiple a-Si:H HEX-TFT configurations by multiplying the number of HEX-TFTs by the output current of a single a-Si:H HEX-TFT measured at V GS = 20 V and V DS = 20 V, and we compared the calculated values with the actual output current values of multiple a-Si:H HEX-TFTs measured at V GS = 20 V and V DS = 20 V (Fig. 4) . As shown in this figure, the measured output current values are only slightly highe (> 10%) than the calculated values, but show a very good linearity with the number of multiple HEX-TFTs for both drain bias conditions. Thus
where I Total out is the total output current for multiple HEX-TFTs, and I i out is the output current for a single HEX-TFT used in a parallel-connected circuit. To verify this relationship, we measured the output current for different bias conditions (V DS = 5, 10, and 15 V), and the good linearity of output current was still observed with the number of multiple HEX-TFTs. Therefore, in this unique advanced a-Si:H TFT technology, a desirable output current level can be obtained by adjusting the number of HEX-TFTs used in a given pixel circuit. For example, to achieve a desirable output current of 200 µA for the a-Si:H TFT AM-OLED, we will need four of HEX-TFTs (HEX-4) connected in parallel.
Fig . 5 shows the transfer characteristics of multiple a-Si:H HEX-TFTs; we swept the gate bias from −10 to 20 V for various drain voltages (0.1, 10, and V SAT ), where V SAT is the drain voltage V DS when the drain is connected to the gate electrode to keep the transistor in a saturation regime (V DS = V GS > V GS − V TH ). In Fig. 5(a) , for V DS = 0.1 V and V SAT , a single a-Si:H HEX-TFT shows SS values of 348 and 160 mV/dec, respectively, and OFF current levels of 2.0 × 10 −13 and 8.5 × 10 −13 A, respectively. Here, the subthreshold swings for the linear and saturation regimes of operation are defined as the inverse values of the steepest slopes of the respective I DS -V GS semilog plots. By comparing the electrical properties of multiple HEX-TFTs, the transfer characteristics reveal that the HEX-8 TFT [ Fig. 5(d) ] has the highest ON/OFF ratio of 8.7 × 10 7 at V DS = 0.1 V and the smallest SS of 126 mV/dec at V DS = V SAT . It should be noted that when V DS = V SAT , I DS becomes negative as V GS changes to negative values. For this measurement condition, the drain and gate nodes are connected together. Therefore, when the gate bias becomes negative, the drain node also becomes negative. As a result, the potential at the drain node becomes lower than that at the source node, and the current starts flowing from the source node to the drain node (negative current). As shown in Fig. 6(a) , the SS for both V DS = 0.1 V and V SAT decreases with the increasing number of a-Si:H HEX-TFTs from HEX-1, HEX-2, and HEX-4, to HEX-8, whereas the OFF current at V DS = 0.1 and 10 V remains at the similar level within the error range regardless of the increasing number of HEX-TFTs. It is important to mention that all values presented are means of several separate measurements, and the error bars stand for the standard deviation for these values. Fig. 6(b) shows the variation of the threshold voltage V TH and the field-effect mobility µ FE as a function of the number of a-Si:H HEX-TFTs. We extracted the field-effect mobility µ and the threshold voltage by using the maximum slope method [6] , [8] , which is usually used for crystalline silicon devices. In this method, the field-effect mobility is calculated from the transconductance maximum (g m = dI DS /dV GS ) value using the following equations:
where g m-Linear is the maximum transconductance at V DS = 0.1 V, and g m-Saturation is the maximum transconductance at V DS = V SAT . From the value of V GS corresponding to g m as a reference, two closest different gate bias values are chosen so that the straight fitting line is drawn based on these three points in the transfer characteristic curves. The threshold voltage is estimated from the x-axis intercept of this extrapolated line for each drain bias condition. Based on our previous investigation of the geometrical effect on the a-Si:H TFT characteristics [6] , the effective channel widths W EFF1 and W EFF2 for each drain bias condition are calculated by the following equations:
W EFF1 = Number of a-Si:H HEX-TFTs
W EFF2 = Number of a-Si:H HEX-TFTs
where W EFF1 is the effective channel width for the linear regime operation (V DS = 0.1 V), and W EFF2 is the effective channel width for the saturation regime operation (V DS = V GS = V SAT ). Experimental results reveal that HEX-1, HEX-2, HEX-4, and HEX-8 a-Si:H TFTs yield almost the same fieldeffect mobility and threshold voltage values within the error range, indicating that the field-effect mobility and threshold voltage are not affected by the numbers of HEX-TFTs connected in parallel. Such TFT connection will allow increasing the overall device channel width and output current at the same time. For comparison, we also fabricated standard a-Si:H TFTs with different channel widths of 100, 200, 500, and 1000 µm and with channel length L = 5 µm. The field-effect mobility and threshold voltage values were calculated using the same method. As shown in Fig. 7 , for standard a-Si:H TFTs, the field-effect mobility does not change, but the threshold voltage increases with the increasing channel width. Others made a similar observation [9] . Hence, we expect that the threshold voltage increase will be more severe if the channel width increases to a value higher than 1000 µm to be comparable to the total width of HEX-4 or HEX-8 a-Si:H TFT (Table I) . It should be noted again that all values presented are means of several separate measurements, and the error bars stand for the standard deviation for these values.
B. Electrical Stabilities and Pixel Area Occupation of Multiple a-Si:H HEX-TFTs
To evaluate the thermal and electrical stabilities of the multiple a-Si:H HEX-TFTs for AM-OLEDs, we performed the current-temperature stress (CTS) experiment for HEX-2 and HEX-4 a-Si:H TFTs. For comparison, we chose the standard a-Si:H TFT with W/L = 1000/6 and performed the same CTS experiment. For the CTS measurement, we connected the gate and drain of the TFT together and continuously applied the constant current through the drain to the TFT while the source was set to ground (Fig. 8) . In this set up, we can avoid the gate bias stress and only investigate the drain current stress on the device. For the HEX-TFT structure, the drain current stress is applied on the inner electrode, and the source is connected to the outer ring-shaped electrode. Since all TFTs used in experiments have different W/L ratios, we applied different drain current levels depending on their channel width to maintain the same stress current density (J DS = I DS /(W × t CH ) = 1667 A/cm 2 ), which corresponds to the drain current of 100, In calculating the channel current density, we assume that its thickness t CH is the same, i.e., 10 nm, for all TFT structures. The stress current density stress of 1667 A/cm 2 was determined to achieve the drain current of 100 µA for the HEX-2 a-Si:H TFT at V DS = V GS = 20 V, which corresponds to the OLED luminance of 10 000 cd/m 2 for the emission efficiency of 3.0 cd/A and the pixel size of 300 × 100 µm 2 . All CTS measurements were performed under the accelerated stress condition by setting the stress temperature T ST at 80
• C. We measured the transfer characteristics of TFTs with V DS = V SAT (connected to the gate bias) at the stress temperature (80
• C) for different stressing times t ST ranging from 0 to 10 000 s. We only stopped device stressing for about 60 s to measure the transfer curves between different stress times. From the transfer characteristics, the threshold voltages are extracted by the maximum slope method [8] for different stressing times. As the stressing time increases from 0 to 10 000 s, the threshold voltage shift ∆V TH of the standard a-Si:H TFT increases from 0 to 4.1 V, whereas the ∆V TH of HEX-2 and HEX-4 increase from 0 to 3.4 V and 0 to 3.8 V, respectively (Fig. 9) . It means that for the same stress current density, the TFT threshold voltage shift for 10 000 s is reduced by 19.7% for the HEX-2 TFT (W/L = 600/5) in comparison to the standard TFT (W/L = 1000/6). Even for the HEX-4 TFT with a larger W/L ratio (i.e., 1200/5), the threshold voltage shift is still smaller by 8.1% for 10 000 s. Therefore, parallelconnected multiple HEX-TFTs have an enhanced electrical stability in comparison to a single standard TFT with a similar W/L ratio.
It can be easily realized from the honeycomb structure that the hexagonal shape is very desirable in reducing the pixel area occupational space. Hence, by arranging the single a-Si:H HEX-TFT in a desirable way, we can expect a tremendous reduction in the pixel area occupation for a given circuit design. Fig. 10 shows the layouts of the standard TFT, the interdigitated electrode TFT, and the proposed HEX-4 TFT with the same channel width and length (W/L = 330/6). All layouts were drawn in Virtuoso layout environment using a-Si:H TFT array process design rules, and their respective channel width and length are kept the same. For simplicity, we draw only electrodes of the gate and S/D without signal connection lines. Then, we calculated the area of each TFT from the layout. Fig. 10(d) shows the cross-sectional schematic of the proposed HEX-4 a-Si:H TFT. The same methodology was applied to other HEX-TFT structures (HEX-1, HEX-2, and HEX-8) and the corresponding standard and interdigitated electrode TFTs. It should be noted that the size of the inner electrode of all a-Si:H HEX-TFTs decreases to minimize the pixel area occupation and overlap parasitic capacitance. As shown in Fig. 11(a) , the pixel area occupation ratio is reduced by 37% for the HEX-4 TFT in comparison to a standard TFT with the same W/L ratio, whereas the a-Si:H TFT with the interdigitated electrode shows a reduction of 17%. This reduction in the pixel area occupation becomes much larger from 27% to 39% as the number of HEX-TFTs increases. Fig. 11(b) shows the variation of a pixel aperture ratio as a function of channel width for different TFT structures in extended graphics array display, where the pixel area is 300 × 100 µm 2 . The pixel aperture ratio is the ratio between the transmissive portion of a pixel and its surrounding opaque electronics (e.g., the TFTs), which is expressed as a percentage. In the standard TFT, as the channel width increases, the pixel aperture ratio decreases from 95% to 60.1%, whereas the multiple HEX-TFT-based pixel only shows a small decrease from 95% to 76%. Therefore, as the device size becomes larger to achieve a higher current needed for AM-OLEDs, a multiple HEX-TFT structure has a higher probability for a given design in achieving a larger pixel aperture ratio. In addition, since the overlapped area between the source and gate electrodes in the multiple HEX-TFTs is much smaller than in the standard or interdigitated electrode a-Si:H TFTs with the same channel width, we can expect a reduced RC delay and a kickback voltage in display. For example, if we use a HEX-4 TFT with a W/L ratio of 330/5, the overlapped area between the source and gate electrodes is only 241 µm 2 , whereas the standard and interdigitated TFTs have overlapped areas of 660 and 812 µm 2 , respectively, with the same W/L ratio. Based on the previously published results on the Corbino a-SI:H TFT [6] , the overlapped area between the source and gate electrodes in the HEX-TFT can also be reduced by patterning the gate electrode beneath the source electrode into a ring shape. Therefore, a minimal overlapped area between gate and source electrodes can be achieved in the multiple HEX-TFTs.
Considering the excellent electrical properties of parallelconnected a-Si:H HEX-TFTs, we expect that this new advanced a-Si:H TFT technology is suitable for driving TFTs to be used in future AM-OLED or gate drivers [1] , which require high ON current levels and adequate electrical stability. In addition, by substituting one standard a-Si:H TFT with a large channel width by multiple HEX-TFTs with a smaller channel width connected in parallel, we showed that a better electrical stability and a much smaller pixel area occupation can be achieved for these new devices to be used for future flat-panel displays.
IV. CONCLUSION
In this paper, we studied the electrical properties of single and multiple a-Si:H HEX-TFTs connected in parallel. As the number of a-Si:H HEX-TFTs increases, the overall output drain current linearly increases with their number per circuit while the SS decreases. At the same time, the OFF current, threshold voltage, and field-effect mobility of multiple a-Si:H HEX-TFTs remain the same regardless of the number of devices connected in parallel within a given pixel circuit.
Due to a high ON current, stable field-effect mobility, and threshold voltage, a parallel-connected a-Si:H HEX-TFT represents a new a-Si:H technology that can be used to realize high-performance electrically stable driving TFTs for future AM-OLEDs and a gate driver for a-Si:H TFT-based flat-panel displays. The required output current levels can be easily adjusted and controlled by choosing a desirable number of a-Si:H HEX-TFTs per pixel circuit. Finally, we expect that due to a unique device geometry, the multiple a-Si:H HEX-TFTs show an enhanced electrical stability and a larger pixel aperture ratio in comparison to a standard single a-Si:H TFT having the same large channel width. These properties are required for future success of the a-Si:H TFTs in more advanced flat-panel displays.
